In this paper, we propose a hardware architecture of realtime JPEG encoder for 1.4 mega pixels CMOS image sensor SoC which can be applied to mobile communication devices. The proposed architecture has an efficient interface scheme with CMOS image sensor and other peripherals for real-time encoding. The JPEG encoder supports the baseline JPEG mode, and processes motion images of which resolution is up to 1280 × 960 (CCIR601 YCrCb 4:2:2,15 fps) by real-time processing. The JPEG encoder supports 8 types of resolution, and can serve the 4 levels of image quality through quantization matrix. The proposed JPEG encoder can transfer encoded motion pictures and raw image data from CMOS image sensor to external device through USB 2.0 and a compressed still image is stored at external pseudo SRAM through SRAM interface. And proposed core can communicate parameters of encoding type with other host by I2C. The proposed architecture was implemented with VHDL and verified for the functions with Synopsys and Modelsim. The encoder proposed in this paper was fabricated in process of 0.18 µ of Hynix semiconductor Inc.
Introduction
Currently, high-quality image applications are performed on hand-held terminal. Such kind of hand-held device for video application requires a small-size and low-power video camera device with image compressor.
A general digital camera system is composed of a image sensor, signal processor, image compressor/decompressor, video encoder, decoder, memory controller, interface to peripherals, and other devices [1] . There are two types of image sensor including CCD (Charge Coupled Device) and CMOS Image sensor. Among two image sensor, especially in image quality, recent progress in CMOS image sensors is creating new opportunities to develop a low-cost, low-power, one-chip digital video camera which has digitizing, signal processing, and image compression functions [2] - [5] . So we can realize low-cost and low-power one-chip camera by integrating image sensor, A/D signal processor and image compressor into one die by CMOS technology. This means that image sensor of CMOS camera system has a benefit in low-cost compared to that of CCD camera system. Thus, image sensors should be based on CMOS technology from the view points of low-power, low-cost, and feasibility of co-integration of the sensor and mixed signal processing. In this paper, we proposed archi- tecture of real-time processing JPEG encoder for 1.4 mega pixel CMOS image sensor with attention in recent studies. Also, we propose the interface scheme with CMOS image sensor and other peripherals for real-time encoding.
Implementation of High Speed Base-Line JPEG Encoder
The proposed architecture can compress and generate realtime image which is fully compliant with baseline JPEG standard [1] , 1280×960 resolution, 4:2:2 image formats, and 15 fps. The proposed JPEG encoder is composed of DCT, quantizer, run-length coder, Huffman encoder and packer. The DCT in the proposed JPEG core has pipe-lined processing method which adapts distributed arithmetic operation method, and it is possible to process with small size hardware. Shown as Fig. 2 , The DCT is composed of 3 level pipelined processes of which first stage receives the pixel data, second stage processes distributed arithmetic operation, and third stage generates coefficient element. Gate count of the DCT is 19500 except for a transposition matrix from synthesis. The proposed JPEG encoder can select image quality of 4 levels defined as "best," "better," "good," and "normal." The quality of image can be selected by using a Q-matrix value.
In Fig. 3 , Architecture of Huffman encoder for this proposed JPEG encoder is depicted. Huffman table is implemented by ROM instead of internal RAM.
These are brief descriptions of the pipeline architecture of the baseline JPEG encoder. 
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Interfacing with CMOS Image Sensor
Because of the difference between input orders from CMOS image sensor and processing orders for JPEG encoder, we need the input buffer rearranging order of interlaced inputs to 8×8 block order. The proposed JPEG encoder can receive 8 types of input image resolution with YCrCb, 4:2:2 and 4:2:0 types listed in Table 1 . The order of image data from CMOS image sensor is depicted in Fig. 4 [7] . External Pseudo SRAM size of 32 k × 8 is used as a buffer memory. Figure 4 describes the relation of data and sync signal from sensor module.
Because of difference in start time between CMOS image sensor and JPEG encoder, JPEG encoder should make another refresh signal instead of master reset. This refresh signal is related with latency of input buffer.
If the input data from image sensor has the 4:2:2 image format, 8 × 8 block output is available after 8th line input, and in the case of 4:2:0 image format, it is possible to make 8 × 8 block output after 16th line input. So we can get the equation of latency for variable block size and image format. 
Interfacing with Other Module
Command and Motion Mode
We propose a JPEG encoder that can manage various resolutions and input image formats, and that can compress still images and motion pictures in real-time processing. In the case of the motion pictures, we support frame skipping mode which takes external host and memory size in account. Many control lines are needed to support these various modes. The proposed JPEG encoder adopts I 2 C to communicate with other systems about current status of encoder and define encoder's various modes. I 2 C module which is applied to proposed architecture supports only slave mode because each commands are received from external hosts.
Output data from USB2.0 are compressed data with motion mode and raw image data generated from CMOS image sensor. Assume that input images are 4:2:2 in image format, 1280 × 960 in resolution, and 15 in frame rate, then, data rate is up to 40 Mbps in real-time processing. Thus, we should adopt USB2.0 specification to this JPEG encoder for transmitting encoded data and raw image data to external host.
Interface of Still Mode
An interface scheme about still mode is depicted in Fig. 5 . We propose the simple interface scheme for still mode using only three signals. To communicate control signal with host and JPEG encoder, Still Mode Enable, IRQ and READ ON signals are used.
After the Still Mode Enable is set to high, JPEG encoder is operated by the Vsync that operates for the first time. The JPEG encoder operates only one time in this mode. When the JPEG encoder begins operating, IRQ signal is set to low by the Still Mode Enable signal. After the start of compressing, the still mode enable can set to high. When IRQ signal is set to high, this means that JPEG encoder completes compressing or keeps idle state. And READ ON signal must hold on high, when the external host read data from external SRAM for encoded bitstream. Next, the READ ON is set to low for do next operation.
Timing Map for Real-Time Processing
There is a time difference between start of input image and processing of the JPEG encoding. Because of the different start time between CMOS image sensor and JPEG encoder, especially real time processing, the JPEG encoder should make refresh signal instead of master reset.
Shown as Fig. 7 , difference between reset for input buffer and frame refresh signal is calculated as Eq. (2). 
(2) w: width of input image n: hsync interval
The constant 142 is calculated as Table 2 . We can get a refresh time by subtracting 142 clocks from latency of input buffer.
Characteristics of the proposed JPEG encoder 
Conclusion
In this paper, the hardware architecture of real-time JPEG encoder for 1.4 mega pixel CMOS image sensor SoC is presented. Also, the interface scheme with CMOS image sensor and other peripherals for real-time encoding is proposed too. This architecture can be used in one-chip camera featured by 1.4 mega pixel resolution with CMOS image sensor. And the proposed JPEG core can be used in a wide range of video system applications, particularly in consumer product such as a cellular phone.
